Chip-Level Diagnostic Strategy for Full-Scan Designs with Multiple Faults
نویسندگان
چکیده
Fault diagnosis of full-scan designs has been progressed significantly. However, most existing techniques are aimed at a logic block with a single fault. Strategies on top of these block-level techniques are needed in order to successfully diagnose a large chip with multiple faults. In this paper, we present such a strategy. Our strategy is effective in identifying more than one fault accurately. It proceeds in two phases. In the first phase we concentrate on the identification of the so-called structurally independent faults based on a concept referred to as word-level prime candidate, while in the second phase we further trace the locations of the more elusive structural dependent faults. Experimental results show that this strategy is able to find 3 to 4 faults within 10 signal inspections for three designs randomly injected with 5 node-type or stuck-at faults.
منابع مشابه
Accurate Whole-Chip Diagnostic Strategy for Scan Designs with Multiple Faults
Fault diagnosis of full-scan designs has been progressed significantly. However, most existing techniques are aimed at a logic block with a single fault. Strategies on top of these block-level techniques are needed in order to successfully diagnose a large chip with multiple faults. In this paper, we present such a strategy. Our strategy is effective in identifying more than one fault accuratel...
متن کاملA Design- for-Diagnosis Technique for Diagnosing Integrated Circuit Faults with Faulty Scan Chains
1 This paper is supported in part by National Natural Science Foundation of China (NSFC) under grant No.(60633060), and in part by National Basic Research Program of China (973) under grant No.(2005CB321604). Abstract Scan chains take as much as 30% of the silicon area [1], while scan chain failure accounts for almost 50% of chip failure [2]. Conventional logic diagnosis techniques abort the di...
متن کاملTest Data Volume Reduction of Scan-Based Deterministic Test based on Scan Chains Compatibility using Partitioning & Relaxation
As IC design has entered into the nanometer scale integration, the design test complexity has increased tremendously because of the extent of sophistication possible at this integration level. Scan-based design test strategy is the most widely used solution to achieve the high level of fault coverage desired for such complex designs, and especially for the SoC based design paradigm. However, te...
متن کاملAn Efficient Diagnosis Algorithm for Multiple Stuck-at Faults
With the increasing complexity of VLSI devices, more complex faults have appeared. Many methods for diagnosing the single stuck-at fault have been studied. Often multiple defects on a failing chip better reflect the reality. So, we propose an efficient diagnosis algorithm for multiple stuck-at faults. By using vectorwise intersections as an important metric of diagnosis, the proposed algorithm ...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کامل